Dynamic instruction scheduling and the Astronautics ZS-1
نویسندگان
چکیده
منابع مشابه
A Comparative Analysis Between EPIC Static Instruction Scheduling and DTSVLIW Dynamic Instruction Scheduling
To achieve performance, Explicitly Parallel Instruction Computing (EPIC) systems take the responsibility of extracting instruction-level parallelism (ILP) from the hardware and give it to the compiler. They expose a large part of the hardware control at the conventional machine level. Dynamically Trace Scheduled VLIW (DTSVLIW) systems, on the other hand, leave the responsibility of extracting...
متن کاملInstruction Scheduling for Dynamic Hardware Configurations
Although the huge reconfiguration latency of the available FPGA platforms is a well-known shortcoming of the current FCCMs, little research in instruction scheduling has been undertaken to eliminate or diminish its negative influence on performance. In this paper, we introduce an instruction scheduling algorithm that minimizes the number of executed hardware reconfiguration instructions taking ...
متن کاملInstruction Scheduling and Executable Editing 1
Modern microprocessors offer more instruction-level parallelism than most programs and compilers can currently exploit. The resulting disparity between a machine’s peak and actual performance, while frustrating for computer architects and chip manufacturers, opens the exciting possibility of low-cost or even no-cost instrumentation for measurement, simulation, or emulation. Instrumentation code...
متن کاملInstruction-Level Parallel Processors— Dynamic and Static Scheduling Tradeoffs
Recently, high-performance computer architecture has focused on dynamic scheduling techniques to issue and execute multiple operations concurrently. These designs are complex and have frequently shown disappointing performance. A complementary approach is the use of static scheduling techniques to exploit the same parallelism. In this paper we describe some of the tradeoffs between the use of s...
متن کاملInstruction Set Architecture Extensions For A Dynamic Task Scheduling Unit
In this paper a dynamic task scheduling unit for many-core systems The CoreManager instruction set extensions are developed with the tool flow. An instruction set architecture extension for supporting fine-grain thread scheduling and execution is proposed. Task level parallelization is supported by various programming models core and the Distributed Thread Scheduling Unit (DTSU), one per node. ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computer
سال: 1989
ISSN: 0018-9162
DOI: 10.1109/2.30730